Abstract-Design of high-performance hardware and software�based gate-switch-level logic simulators requires knowledge about the logic simulation process itself. Unfortunately, little data is publicly available concerning key aspects of this process. An example of this is the lack of published empirical measurements relating to the time distribution of events generated by such simulators. This paper presents a gate switch-level logic simulator lsim which is oriented towards the collec tion of data about the simulation process. The basic components of lsim are reviewed, and its relevant data gathering facilities are discussed.
I. INTRODUCTION
W ITH the advent of LSI and VLSI technologies, the role of logic simulation in the design and fault anal ysis of digital systems has steadily grown in importance. The major reason for its critical role in the verification phase of the design cycle is that the costs associated with fi xing design errors after chip and system fabrication have been completed are extremely high. Such information is useful in the design of both hardware and software based event queue manipulators.
2. How should the logic to be simulated be partitioned when attempting to perform simulation on a parallel hardware based simulator? In certain designs, improper partitioning may lead to uneven load balancing and excessive interprocessor communications delays.
3. How are events distributed within clock cycles? Such information could be of importance in determining the effectiveness of various pipe lining strategies for processing multiple events which occur at the same time slot.
4. How much time is spent in the various phases of the simulation algorithm (e.g. event queue operations, netlist operations, logic function evaluation, etc.)? Having this information permits one to concentrate resources on those parts of the simulation process which have the greatest effect on simulation costs.
based logic simulators, questions often arise relating to the nature of the logic simulation task itself. Table I con tains a number of questions indicative of the type of issues which must be addressed in the design of a logic simula tor. While some of these questions apply only to hard ware-based simulators, others apply to both simulator types. The authors have found almost no data in the pub lic literature relating to these issues and the lack of such data is a principal motivation for the work reported in this paper. Consider, for example, the type of information required to design an effective event queue-processing algorithm for use in logic simulation. While many event queue al gorithms have been developed [13]-[15] , performance analysis of such algorithms has generally required that various assumptions be made regarding the way events are generated over the simulation time period. Often, for instance, a uniform time distribution has been assumed even though it is generally believed to be incorrect. These untested assumptions may be critical in evaluating the rel ative performance of the various algorithms. This paper presents the lsim logic simulator. Lsim has been designed to aid the gathering of data about the logic simulation process. Indeed, lsim has facilities in conjunc tion with UNIX1 task-monitoring functions and the S sta tistical package [16] , to collect and display all of the data required to answer the questions of Table I . A goal in designing lsim was to develop a tool which would aid in gathering data which is important to the design of ad vanced hardware-based logic simulators.
The remainder of this paper is divided into four sec tions. Section II presents the lsim gate-switch level logic
